Introduction
As one of the promising gate stacks, Al 2 O 3 /GeO x /Ge and HfO 2 /Al 2 O 3 /GeO x /Ge structures realized by PPO [1, 2] have been shown to have EOT of 1 nm or thinner, and low D it of ~10 11 eV -1 cm -2 . However, one of the remaining critical issues is a large amount of slow traps, attributable to any defects inside gate insulators [3] [4] [5] . It has been recently reported that Y-doped GeO x interface layers fabricated by sputtering can provide the superior MOS interface properties small hysteresis and low D it . [6] [7] [8] In this study, thus, we study the effect of ALD AlYO 3 layers, replacing Al 2 O 3 in the PPO process, on the MOS interface properties including slow traps.
Experiment
(100) Ge wafers were cleaned by de-ionized water, acetone and HF. After the pre-cleaning, 1.5-nm-thick ALD AlYO 3 layers were deposited on Ge substrates at substrate temperature of 300 o C by alternatively supplying Al(CH 2 ) 3 and (CpMe) 3 Y cycle by cycle. Subsequently, 10s PPO using ECR plasma of Ar and O 2 mixture gas with 650W microwave power was carried out at 300 o C. Post deposition annealing (PDA) for 30 min at 400 o C in N 2 ambient was performed, followed by Au gate electrode and Al back contact formation by thermal evaporation. Also, we fabricated 1.5-nm-thick Al 2 O 3 /GeO x /Ge MOS capacitors as the control samples for comparison. Fig. 1 shows the C-V curve of 1.5-nm-thick AlYO 3 /Ge MOS interfaces with PPO. The CET value is estimated to be 1.65 nm, and smaller hysteresis is observed. Fig. 2 shows the energy distributions of D it of AlYO 3 /p-Ge MOS capacitors with and without PPO. It is also found that D it is significantly reduced by PPO, as similar to the Al 2 O 3 /GeO x /Ge MOS interfaces [1, 2] . The slow trap density of the AlYO 3 /GeO x /Ge and the Al 2 O 3 /GeO x /Ge MOS interfaces is evaluated from the hysteresis measurement proposed in [5] for quantitative comparison. Fig. 3 shows the areal density of slow traps, N fix , of the 1.5-nm-thick AlYO 3 /GeO x /Ge and Al 2 O 3 /GeO x /Ge interfaces for both n-and p-Ge substrates. The results confirm us that the p-Ge MOS capacitor has a smaller amount of slow traps than the n-Ge one and, that almost one order of the magnitude higher density of slow traps exists near the conduction band of Ge than the valence band. It is found that N fix of the AlYO 3 /GeO x /p-Ge interface is lower than that of Al 2 O 3 /GeO x /p-Ge interface, while the reduction in N fix for n-Ge is small for the AlYO 3 /GeO x /Ge interface. These results mean that AlYO 3 -based gate stack can effectively improve the amount of slow traps in the valence band against the conventional Al 2 O 3 /GeO x /Ge interfaces.
Results and Discussion

Conclusions
The characteristics of AlYO 3 /GeO x /Ge MOS gate stacks with PPO have been experimentally examined. The PPO process is found to effectively reduce D it and slow trap density for AlYO 3 /GeO x /Ge MOS gate stacks. We have demonstrated lower slow trap density for the 1.5-nm-thick AlYO 3 /GeO x /Ge MOS interfaces fabricated by PPO than that for the Al 2 O 3 /GeO x /Ge interface. 
